Senior DFT (Design-for-Test) Engineer

Welcome to the Latest Job Vacancies Site 2024 and at this time we would like to inform you of the Latest Job Vacancies from the Capgemini Engineering with the position of Senior DFT (Design-for-Test) Engineer - Capgemini Engineering which was opened this.

If this job matches your qualifications, please send your application directly through our latest Job site. Indeed, every job is not easy to apply because it must meet several qualifications and requirements that we must meet in accordance with the standard criteria of the Company who are looking for potential candidates to work. Good job information Senior DFT (Design-for-Test) Engineer - Capgemini Engineering below matches your qualifications. Good Luck: D

Experience in RTL simulation, synthesis, Linting, CDC and RDC checks, STA, DFT, quality metrics is a plus; Perform top and/or block-level DFT insertion: scan…...

Hamster Kombat

Purpose of the job:

Are you in search for a new challenge? Are you equipped with forward looking spirit and experienced in digital design flows and tools? Design-for-Test (DFT) is a multi-disciplinary field of growing complexity which involves cooperation among multiple VLSI engineering skills, including design, architecture, verification, backend, timing, test, ATE and reliability and more.

MAIN TASKS AND RESPONSIBILITIES:

  • DfT implementation inline with existing test methodology for advance process nodes;
  • Perform top and/or block-level DFT insertion: scan compression, (i)JTAG, ATPG, patterns validation/simulation, MBIST/LBIST;
  • Closely work with physical design team to resolve timing constraints/issues;
  • Verify DFT circuitry and interface with other components/IPs and debug timing simulation issues;
  • Debug and improve important DfT KPIs: test coverage/pattern efficiency;
  • Hierarchical retargeting;
  • Silicon bring-up, diagnosis and support for physical failure analysis

EDUCATION, SKILLS AND EXPERIENCE:

MUST HAVE:

  • 6+ (desirable) years of hands-on experience with DFT and test flows with commercial EDA tools for large and complex SOCs;
  • Strong fundamental knowledge of DFT techniques including JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST/LBIST;
  • Experience with one of the main EDAs providers: Synopsys DFT Complier, Tetramax, VCS, Tessent and Modus/Encounter tool suite;
  • Experience in RTL simulation, synthesis, Linting, CDC and RDC checks, STA, DFT, quality metrics is a plus;
  • Hands-on in Perl/Tcl/Python scripting;
  • Excellent analytical, and problem-solving skills

Information :

  • Company : Capgemini Engineering
  • Position : Senior DFT (Design-for-Test) Engineer
  • Location : Одеса
  • Country : UA

How to Submit an Application:

After reading and knowing the criteria and minimum requirements for qualifications that have been explained from the Senior DFT (Design-for-Test) Engineer job info - Capgemini Engineering Одеса above, thus jobseekers who feel they have not met the requirements including education, age, etc. and really feel interested in the latest job vacancies Senior DFT (Design-for-Test) Engineer job info - Capgemini Engineering Одеса in 10-05-2024 above, should as soon as possible complete and compile a job application file such as a job application letter, CV or curriculum vitae, FC diploma and transcripts and other supplements as described above, in order to register and take part in the admission selection for new employees in the company referred to, sent via the Next Page link below.

Next Process

Attention - In the recruitment process, legitimate companies never withdraw fees from candidates. If there are companies that attract interview fees, tests, ticket reservations, etc. it is better to avoid it because there are indications of fraud. If you see something suspicious please contact us: support@jobkos.com

Post Date : 10-05-2024